Abstract-We present a CMOS image sensor capable of both II. DUAL-MODE READOUT ARCHITECTURE voltage-and current-mode operations. Each pixel on the imager has a single transistor acting as either source follower for voltage Fig. 1 
I. INTRODUCTION
access of any pixel in the array. CMOS active pixel sensors (APS) incorporate either
In voltage-mode readout, the mode selection switches are set to position 1. This connects the drain on every readout tranvoltage-or current-mode readout. Voltage-mode readout hassitroVD.Teouc,nthohrhadisoncedo beenin se incth fist -trasisor 3T)CMO AP imgersistor to VDD. The source, on the other hand, is connected to a constant current bias I1, for the selected pixel. Accumulated [1] , and is still the dominant choice of CMOS imagers in .
'. market today [2] . Current V/DSAT is a function of I/GS, which determines the degree resistance in current-mode readout. M2 has a smaller width of velocity saturation. However, when VGS is large (but not in order to reduce the parasitic capacitance at the integrating so large as to enter linear region), one can regard VDSAT node, and to limit the charge injection when it switches off as a constant equal to ESATL. With this approximation, (6) from the reset phase. The size of M2 and M4 were chosen in describes a linear relationship between IDS and VGS. Also, in simulations to ensure that the pixel can be reset in about lOOns consistent with the saturation of a long-channel device, IDS in all modes, according to a 30fps output rate. The layout of does not depend on VDS as the channel is pinched off. photodiode and NMOS switches is identical in all pixels. Fig. 4 compares the I-V curves of two current-mode readout The final design contains 3 different types of pixels, each transistors. One can identify the effect of mobility degradation has its readout transistor sized for a specific mode of operation.
in both of them, as the curves bend downwards for large VGS. Although it would be convenient to have a universal readout However, velocity saturation is observed for the short-chanel transistor that works in all 3 readout modes, this is however transistor, identified by the dashed box on the second plot, not possible, for the following considerations. Despite being linear, this region also has a very high voltage-A. Voltage-mode readout transistors to-current conversion gain. 
It =VsatCoxW(Vreset -IPhOtO) + 'e2 
V/ON = 2I1+ADS
The two equations describe the body effect and the channel ------------ The sources of nonlinearity in this readout mode have Time /s already been discussed in section IV. Mobility degradation is a short-channel effect and can be reduced by choosing a large L. It is also desirable to have a large VDS on MI, which makes the voltage drop across access switches less significant. This current mode comes a close second, and has a significant implies a small WL for MI. In short, this mode requires MI improvement over the conventional linear-region current mode.
to have a small W and a large L. The onset of velocity saturation requires the E-field along a integration cycle. the channel to be greater than Esat. The more this field exceeds Esat, the more it makes VDSAT constant in (6) .
